


Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler

Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128

Telephone No. (415) 362-3800



Drawing Sheet 2 of 22

Title: MIXED SIGNAL SYNTHESIS

Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Antrim's Synthesis Methodology

Art Unit: 2128

Telephone No. (415) 362-3800




FIG. - 1B

Telephone No. (415) 362-3800

# Major Components of Antrin-MSS Synthesis Library

Synthesis Library

Simulation Model

Characteristic Functions

Test Harnesses

Parameterized Netlist

Physical Layout

Simulation models in Verilog-A/MS

· represent library functions, parameterized to user's performance specifications

Title: MIXED SIGNAL SYNTHESIS

Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Characteristic functions of design parameters

model circuit performance behavior during optimization

Test harnesses and charaterization plans

developed with Antrim-ACT

Netlists of mixed-signal functions

· working circuits, parameterized for sizing to achieve user's performance specifications

Process technology files - models and design rules

Synthesizable layout cells

FIG. - 1C

Title: MIXED SIGNAL SYNTHESIS Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128 Telephone No. (415) 362-3800

4/22

Antrim-MSS Command Interpreter

Synthesis Toolset

Major Components of Antrin-MSS

Synthesis Toolset

 extensions to Perl scripting language for synthesis plan execution

Optimizers

Command misiples

· toolkit of algorithms for sizing of design parameters

Antrim-AMS

Optimizers

 for simulation of characteristic functions, behavioral models and sized netlist

Antrim-ACT

 for development of characteristic functions, analytical models, test harnesses, circuit characterization

Parasitic calculators

Layoul Generators

 layout parasitic estimation from process rules and sized netlist

Layout generators

FIG. - 1D

412.

# Major Components of Antrin-MSS Synthesis Plans

5/22

Telephone No. (415) 362-3800

Blueprints for the sucessful synthesis of mixed-signal IP

 Developed by expert mixed-signal IC designers using MSS and ACT plan development tools

Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0

Attorney: Karl F. Kenna

Programmed series of steps for circuit partitionIng, model selection, sizing and optimization

Specifications of design parameters to be used as optimization variables

Synthesis Plan

Specifications of performance characteristics to be used as optimization goals

Steps for process retargeting

Antrim-ACT characterization plan

Experiments

Test harnesses

Stimuli and other controls

FIG. - 1E

Title: MIXED SIGNAL SYNTHESIS Inventors: Michael J. Demler

Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128 Telephone No. (415) 362-3800

6/22

**Plan Author** Design Flow

- Design Partitioning
- Characterization
- Model Development
- circuitbehavioralanalytic
- Setup Performance Parameters
- measurements
- test harnesses
- Set Design Parameters
- Define Optimization Steps

Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128 Telephone No. (415) 362-3800

7/22

Select Function

Plan User Design Flow

Specify Process

Performance Specification

Execute Plan

Verification of Results


FIG. - 1G

Title: MIXED SIGNAL SYNTHESIS Inventors: Michael J. Demler

Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128 Telephone No. (415) 362-3800

8/22




Antrim-MSS Architecture

Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128

Telephone No. (415) 362-3800

9/22



Eight delay stages for

100 MHz - 200 MHz

operation

generator, differential

Three cells: bias

· Circuit features:

Performance parameters:

center frequency

power

Optimization plan:

 size delay cell and bias user's specifications circuit to achieve

FIG. - 3


Title: MIXED SIGNAL SYNTHESIS Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0

Attorney: Karl F. Kenna

Art Unit: 2128

Telephone No. (415) 362-3800

10/22



Cost Function

FIG. - 4A

Performance Spec

Goal

<u>=</u>

Title: MIXED SIGNAL SYNTHESIS Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000

Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Cost Function

Art Unit: 2128

Telephone No. (415) 362-3800




FIG. - 4B

Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0

Attorney: Karl F. Kenna

Art Unit: 2128

Telephone No. (415) 362-3800




FIG. - 4C

Title: MIXED SIGNAL SYNTHESIS Inventors: Michael J. Demler Application No.: 09/589,966

### Cost Function




FIG. - 4D

Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128 Telephone No. (415) 362-3800

14/22


# Example: Synthesis Plan for a VCO

 Size bias transistor for power specification

Step One

 1st step - budget power  $P_{tot} = P_{bias} + 8 * P_{delay}$ according to user specification

remain in triode region NMOS transistor must with  $V_{ds} = V_{diode}$  • Minimize W<sub>bias</sub> & L<sub>bias</sub> to meet spec




Title: MIXED SIGNAL SYNTHESIS Inventors: Michael J. Demler

Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128

Telephone No. (415) 362-3800

15/22



Size delay cell transistors

Mirror NMOS transistors

Step Two

from bias cell

Example: Synthesis Plan for a VCO

for frequency spec

 Use behavioral model of  $F_0$  vs.  $W_{\text{diff}}$  ,  $L_{\text{diff}}$ 

 Minimize diff. pair for input load in ring oscillator

• Set L  $_{\mbox{\scriptsize diff}}$  to L  $_{\mbox{\scriptsize min}}$ 

• Optimize W<sub>diff</sub>


Title: MIXED SIGNAL SYNTHESIS Inventors: Michael J. Demler Application No.: 09/589,966

Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128

Telephone No. (415) 362-3800

### 16/22



71G - 7

power specification

Measure current with condition  $V_{ds} = V_{diode}$ 

Size bias transistor for

Step One

Example: Synthesis Plan for a VCO

 Minimize W<sub>bias</sub> & L<sub>bias</sub> to meet spec

Analysis Setup:

simulate nbias\_ivdc.v

test harness for bias current sizing


analysis = bias.tst

measurement experiment for current

Drawing Sheet 17 of 22

Title: MIXED SIGNAL SYNTHESIS Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128 Telephone No. (415) 362-3800



Fmin(wd) @ lb, wb

Title: MIXED SIGNAL SYNTHESIS Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128 Telephone No. (415) 362-3800




FIG. - 10

Title: MIXED SIGNAL SYNTHESIS Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000

Docket No.: CADE-01016US0 Attorney: Karl F. Kenna Art Unit: 2128

Telephone No. (415) 362-3800




FIG. - 11

Inventors: Michael J. Demler Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128

Telephone No. (415) 362-3800




FIG. - 12

Inventors: Michael J. Demler Application No.: 09/589,966 Filing Date: June 8, 2000 Docket No.: CADE-01016US0 Attorney: Karl F. Kenna

Art Unit: 2128

Telephone No. (415) 362-3800

22/22

Synthesis Plan for a VCO Finish Steps

Size noncritical MOSFETs in current sources

doesn't require optimization

Synthesize level translator

Verify complete design

Could add other performance specifications

gain

T min ж Ш FIG. - 13